




FLASH LGA




L_SENSOR LGA





ANT1 2345G LB2&MB3&HB1




ANT2_2345G MB2&HB4 N78*3




SAR SENSOR




ANT9_WIFI CH1




ANT3_N78*4



ANT8_Combo (GPSL1+WiFi CH0)




ANT4_ N78*1




ANT5
CN HB DRX(EXCEPT B40), B1\B3 DM
GL B1/B3/B7/B40/B41 DM
GL 5G N1\N3 DM, 5G HB DRX
N78 DRX




ANT0
CN LMB TRX, B7\B40\B41 PM
GL LB +2/3/4G MHB TRX
GL 5G MB TRX,
N7\N40\N41 PM




ANT1
CN HB TRX, LB DRX, B1\B3 PM
GL LB DRX, B1\B3\B7\B40\B41 PM
GL N1\N3 PM
GL 5G HB TRX




ANT3
N77/N78 PM




ANT9
WIFI1




ANT8
GPSL1+WIFI





ANT2
CN MB DRX, HB DM, B40 DRX
GL 2/3/4G MHB DRX
GL 5G MB DRX, N7\N40\N41 DM
N77/78 DM








ANT4
N77/N78 TRX






LB TAS DPDT



B28 DRX



[8] RF_B20_DRX_QDM2310_ALUX

1 2

L0505

NM 0201

C0514 $\pm 1\text{uF}$ $\pm 0.03\text{mm}$

IN

FLO501_NM

OUT

GND5

4 5

L0503

NM 0201

C0517 $\pm 1\text{uF}$ $\pm 0.03\text{mm}$

1 2


L0504

NM 0201


C0515 $\pm 1\text{uF}$ $\pm 0.03\text{mm}$

RF_B20_DRX_MLNA [9]



Ph5N_TXM+GSM_PA
2G/3G/4G/5G_TRX_TXM



TXM MIPI CTRL



GSM PA_IN MATCH



Microstrip Coupler

4G MMBPA VC7643-63M

B1B3 TRX

B2 TRX

B2 RX SAW

B7 TRX

B38/B41 TX

B40 TRX

B5 TRX


B8 TRX

B20 TRX


B34/B39 TX

B28B TRX


B28A TRX



ENDC PA




B7 TRX





国内版此路走B1_PM 信号

国内版此路走B41_PRRX 信号



B1/3 TRX




B41 TRX ENDC




B40 TRX ENDC







4G PA DC-DC APT ONLY



5G PA DC-DC APT ONLY








MI PHONE			
Title	MT6853		
Size A3	Document Number WTR PWR	Rev P0	
Date:	Tuesday, March 14, 2023	Sheet 14	of 76


PRX LNA-Bank MXD83K5A Matching

PRX HB





MHB PRX


B41 PRX




B34 B39 PRX




MHB DRX




DRX HB




DRX MB




DRX LB





NR N77/N78/N79 DRx-LFEM




N1/3/7/40/41+N77/78 FBRX














File	
MT6893_CAM_LCM	
Size	Document Number
C	MT6893_CAM_LCM
Date	
Tuesday, March 14, 2023	
Sheet	




File		MT6893_RF_INTF	
Size	Document Number		
	MT6893_RF_INTF		
C		Sheet	of 79
Tuesday, March 14, 2023			











Rev	
Rev	Document Number
A1	MT6363_LDO
Rev	Rev
Tuesday, March 14, 2023	
42	74


General MT6363
VEMC selection HW TRAPPING




PMIC GND-ball connect to
input cap. GND-pad firstly.

All Buck Input Cap close to chip









Title		
MT6315_VGPU		
Size	Document Number	
A2	MT6315_VGPU	
Date:	Tuesday, March 14, 2023	Sheet 45 73


ALL C out Close to SOC




MT6319 4-Phase Buck (PROC_M)


ALL C out Close to SOC





Title MT6360_BUCK_LDO		
Size	Document Number	
A2	MT6360_BUCK_LDO	
Date: Tuesday, March 14, 2023		Sheet








下主地

-AU_HPL and AU_HRN should be routed as single end signal and be guarded by GND, up and down, left and right respectively
-The suggested layout pattern of AU_HPL/ AU_HRN/ AU_HSP/ AU_HSN is " GND AU_HPL AU_HRN AU_HSP AU_HSN GND"

UFS 3.1





Earphone Microphone

Close to PMIC

Close to audio jack

SPK

Connecting the GNDs together and then to main GND through signal via

SPKR PA1


SPKR PA2

HEADSET


Note 5

Second MIC


A+G




Sidekey




RAMDUMP debug key






Title		
J11 MAIN		
Size	Document Number	
A3	SENSOR	
Date:	Tuesday, March 14, 2023	Sheet 62 74



$$\overline{\text{FP}}$$





$$VOUT=0.5(0.495\sim0.505) * (1+R1/R2)$$



WIDE 108M (HM2-SD) / 64M(S5KGW1SD03-FGX9)




front 16M OV16A1Q-GA5A







Title		
J11 MAIN		
Size	Document Number	
A3	Reserved(for Analog FM)	
Date:	Tuesday, March 14, 2023	Sheet 68 of 74

ULTRA 8M(S5K4H7)





1






Schematic design notice of "90_DEBUG_IO" page.

Note 90-1: UART Default support : UART0,
JTAG Default support : AP JTAG/MD_IO_JTAG




屏蔽罩

BB




RF



Title	
J7 WLED	
Size	Document Number
A2	<Doc>
Date	Tuesday, March 14, 2023
Sheet	73 of 74

FLASH LGA



L_SENSOR LGA

